1
0
0
(1 - 26 von 34
)
FPGA Implementation of a Decimal Floating-point Co-processor with...
www.loot.co.za
undefined undefined Technische Informatik, General, Com…ng & IT, Books
FPGA Implementation of a Decimal Floating-point Co-processor with...
books.google.de
Front Cover. Malte Baesler. Shaker, pages. 0 Reviewshttp://books.google.com/books/about/FPGA_Implementation_of_a_Decimal_Floatin.html?id= ...
Institut für Zuverlässiges Rechnen - Publications - TUHH
www.tuhh.de
PUBLIKATIONEN - MALTE BAESLER. M. Baesler, S. Voigt, and T. Teufel. FPGA Implementations of Radix-10 Digit Recurrence Fixed-Point and Floating-Point ... › publications
beluga - Exemplare: FPGA implementation of a decimal...
beluga.sub.uni-hamburg.de
FPGA implementation of a decimal floating-point co-processor with accurate scalar product unit ; Malte Baesler. Buchumschlag. Vorschau ...
Baesler, Malte [WorldCat Identities]
cornell.worldcat.org
FPGA implementation of a decimal floating-point co-processor with accurate scalar product unit by Malte Baesler ( Book ) 2 editions published in in English ...
Highly Parallel Multi-FPGA System Compilation from ...ACM Digital Library
dl.acm.org
von K Ebcioglu · — Voigt, Malte Baesler, and Thomas Teufel Dynamically reconfigurable dataflow architecture for high- performance digital signal processing. Journal of ...
Sven-Ole Voigt - dblp
dblp1.uni-trier.de
Malte Baesler, Sven-Ole Voigt, Thomas Teufel: FPGA Implementations of Radix-10 Digit Recurrence Fixed-Point and Floating-Point Dividers. › Persons › Sven-Ole Voigt
FPGA implementation of a decimal floating-point co-processor dblpdblp.uni-trier.de › rec › phd › dnb › Baesler12
dblp.uni-trier.de
· Malte Baesler: FPGA implementation of a decimal floating-point co-processor with accurate scalar product unit.
A decimal floating-point accurate scalar product unit with a parallel ...core.ac.uk › TUHH Open Research (TORE)
core.ac.uk
A decimal floating-point accurate scalar product unit with a parallel fixed-point multiplier on a Virtex-5 FPGA. By Malte Baesler, Sven-Ole Voigt and Thomas ...
Analysis of Fast Radix-10 Digit Recurrence Algorithms for Fixed-Point...
www.hindawi.com
Analysis of Fast Radix-10 Digit Recurrence Algorithms for Fixed-Point and Floating-Point Dividers on FPGAs: Decimal floating point operations are important for...
Table of Contents - Page 7 | International Journal of Hindawi
www.hindawi.com
Analysis of Fast Radix-10 Digit Recurrence Algorithms for Fixed-Point and Floating-Point Dividers on FPGAs. Malte Baesler | Sven-Ole Voigt. › ijrc › p...
Malte Baesler, Sven-Ole Voigt, Thomas TeufelInternet Archive Scholar
scholar.archive.org
A Decimal Floating-Point Accurate Scalar Product Unit with a Parallel Fixed-Point Multiplier on a Virtex-5 FPGA. Malte Baesler, Sven-Ole Voigt, Thomas Teufel.
Dynamically reconfigurable dataflow architecture for high-performance...
www.semanticscholar.org
In this paper a dataflow architecture is introduced that maps efficiently onto multi-FPGA platforms and is composed of communication channels which can be...
A Decimal Floating-Point Accurate Scalar Product Unit with ...airiti Library 華藝線上圖書館
www.airitilibrary.com
von M Baesler · · Zitiert von: 6 — A Decimal Floating-Point Accurate Scalar Product Unit with a Parallel Fixed-Point Multiplier on a Virtex-5 FPGA. Malte Baesler ； Sven-Ole Voigt ； Thomas ...
: Aufbau einer FPGA-basierten Co-Prozessorkarte – Halbleiter –...
www.elektroniknet.de
Co-Prozessoren erlauben komplexe, dedizierte Berechnungen und entlasten den Hauptprozessor. Dank der FPGA-Technik lassen sich heutzutage Co-Prozessorsysteme...
An IEEE Decimal Parallel and Pipelined FPGA ...scite.ai
scite.ai
An IEEE Decimal Parallel and Pipelined FPGA Floating-Point Multiplier · Malte Baesler. ,. Sven-Ole Voigt. ,. Thomas Teufel. Help me understand this ...
Applications (FPL 2010) IEEE. September International Conference ...docplayer.net › Applications-fpl i...
docplayer.net
... andantonino Mazzeo Arithmetic Units An IEEE Decimal Parallel and Pipelined FPGA Floating-Point Multiplier 489 Malte Baesler, Sven-Ole Voigt, ...
Dissertationen - Sven-Ole Voigt
sov.euve256679.serverprofi24.de
Eine flexible Multi-Prozessor System-on-a-Chip Architektur für sicherheitskritische Anwendungen (Juli 2013); Malte Baesler. FPGA Implementierung eines ... › ...
Sven-Ole Voigt - Dezimale Arithmetik
sov.euve256679.serverprofi24.de
FPGA Implementierung eines dezimalen Gleitkomma-Coprozessors mit Unterstützung für das genaue Skalarprodukt (von Malte Baesler). Wissenschaftliche und ...
Virtex-5 FPGA上带有并行定点乘法器的十进制浮点精确标量积 ...nickgirls.com
www.nickgirls.com
体积2010 |文章ID | https://doi.org Malte Baesler, Sven-Ole Voigt, Thomas Teufel那“ ...
Dissertations / Theses: 'Co-ownership of a unit' - Grafiati
www.grafiati.com
— "FPGA Implementation of a Decimal Floating-Point Co-Processor with Accurate Scalar Product Unit / Malte Baesler." Online-Ressource, Aachen ... › dissertat...
FPGA Implementations of Radix-10 Digit Recurrence Fixed-Point and...
www.infona.pl
In this paper we present three different radix-10 digit recurrence division algorithms for FPGA architectures. The first one implements the simple...
Alle Infos zum Namen "Malte Baesler"
Verwandte Suchanfragen zu Malte Baesler
| Sven-Ole Voigt Julia Pagel Johann-Wilhelm Ansey |
Personen Vorname "Malte" (6857) Name "Baesler" (54) |
sortiert nach Relevanz / Datum