Sven-Ole Voigt - dblp
dblp1.uni-trier.de
Malte Baesler, Sven-Ole Voigt, Thomas Teufel: FPGA Implementations of Radix-10 Digit Recurrence Fixed-Point and Floating-Point Dividers. › Persons › Sven-Ole Voigt
A decimal floating-point accurate scalar product unit with a parallel ...core.ac.uk › TUHH Open Research (TORE)
core.ac.uk
A decimal floating-point accurate scalar product unit with a parallel fixed-point multiplier on a Virtex-5 FPGA. By Malte Baesler, Sven-Ole Voigt and Thomas ...
A Decimal Floating-Point Accurate Scalar Product Unit with ...Hindawi
www.hindawi.com
von M Baesler · Zitiert von: 6 — Malte Baesler ,1Sven-Ole Voigt,1and Thomas Teufel1. Show more. Academic Editor: Viktor ... Copyright © Malte Baesler et al. This is an open access article ...
28th International Conference on Computer Design, ICCD 2010,
researchr.org
[doi] · A radix-10 digit recurrence division unit with a constant digit selection functionMalte Baesler, Sven-Ole Voigt, Thomas Teufel [doi] · A ...
Table of Contents - Page 7 | International Journal of Hindawi
www.hindawi.com
Analysis of Fast Radix-10 Digit Recurrence Algorithms for Fixed-Point and Floating-Point Dividers on FPGAs. Malte Baesler | Sven-Ole Voigt. › ijrc › p...
Alle Infos zum Namen "Malte Baesler"
Malte Baesler, Sven-Ole Voigt, Thomas TeufelInternet Archive Scholar
scholar.archive.org
A Decimal Floating-Point Accurate Scalar Product Unit with a Parallel Fixed-Point Multiplier on a Virtex-5 FPGA. Malte Baesler, Sven-Ole Voigt, Thomas Teufel.
A Decimal Floating-Point Accurate Scalar Product Unit with ...airiti Library 華藝線上圖書館
www.airitilibrary.com
von M Baesler · · Zitiert von: 6 — A Decimal Floating-Point Accurate Scalar Product Unit with a Parallel Fixed-Point Multiplier on a Virtex-5 FPGA. Malte Baesler ； Sven-Ole Voigt ； Thomas ...
An IEEE Decimal Parallel and Pipelined FPGA ...scite.ai
scite.ai
An IEEE Decimal Parallel and Pipelined FPGA Floating-Point Multiplier · Malte Baesler. ,. Sven-Ole Voigt. ,. Thomas Teufel. Help me understand this ...
Applications (FPL 2010) IEEE. September International Conference ...docplayer.net › Applications-fpl i...
docplayer.net
... andantonino Mazzeo Arithmetic Units An IEEE Decimal Parallel and Pipelined FPGA Floating-Point Multiplier 489 Malte Baesler, Sven-Ole Voigt, ...
TUHH Open Research (TORE) | Analysis of Fast Radix-10 Digit...
tore.tuhh.de
dc.identifier.citation, Malte Baesler and Sven-Ole Voigt, “Analysis of Fast Radix-10 Digit Recurrence Algorithms for Fixed-Point and Floating-Point Dividers on ...
Dissertationen - Sven-Ole Voigt
sov.euve256679.serverprofi24.de
Eine flexible Multi-Prozessor System-on-a-Chip Architektur für sicherheitskritische Anwendungen (Juli 2013); Malte Baesler. FPGA Implementierung eines ... › ...
Sven-Ole Voigt - Dezimale Arithmetik
sov.euve256679.serverprofi24.de
FPGA Implementierung eines dezimalen Gleitkomma-Coprozessors mit Unterstützung für das genaue Skalarprodukt (von Malte Baesler). Wissenschaftliche und ...
Virtex-5 FPGA上带有并行定点乘法器的十进制浮点精确标量积 ...nickgirls.com
www.nickgirls.com
体积2010 |文章ID | https://doi.org Malte Baesler, Sven-Ole Voigt, Thomas Teufel那“ ...
Pipelined multiplier - ZKTecozksc.zkteco.com › therapy-timing-redfin › pipelined...
zksc.zkteco.com
... of arithmetic in the early 20th century An IEEE Decimal Parallel and Pipelined FPGA Floating-Point Multiplier Malte Baesler, Sven-Ole Voigt, ...
[PDF] A Decimal Floating-Point Accurate Scalar Product Unit with ...Semantic Scholar
www.semanticscholar.org
Malte Baesler, Sven-Ole Voigt, T. Teufel · Published · Computer Science · Int. J. Reconfigurable Comput.
iccd.et.tudelft.nl
iccd.et.tudelft.nl
Malte Baesler, Sven-Ole Voigt and Thomas Teufel: : 18: Peter Poplavko, Marc Geilen and Twan Basten : REG: Routability-Driven Flip-Flop Merging Process for Clock Power
Verwandte Suchanfragen zu Malte Baesler
| Sven-Ole Voigt Julia Pagel Johann-Wilhelm Ansey |
Personen Vorname "Malte" (6857) Name "Baesler" (54) |
sortiert nach Relevanz / Datum