Wird aktualisiert...
 |
Unten findet man Ihre Wettbewerber – zeigen auch Sie sich zu vlsi design!
Hier klicken für Ihr Exposé |
Doris Keitel-Schulz
Design, Embedded, Norbert, DBLP, Embedded DRAM Development, Technology, Ramtron, Luca Benini, Challenges in Embedded, VLSI
Sunil Khatri
Bücher, englische Bücher, Analysis and Design of Resilient VLSI Circuits, 9781441909305, This book describes the design of resilient VLSI circuits.
Prabhat Mishra
2009; 2: EE: Prabhat Mishra, Mingsong Chen: Efficient Techniques for Directed Test Generation Using Incremental Satisfiability. VLSI Design 2009: 65-70
Uwe Vehlies
VLSI Design — An Open Access Journal: Stepwise Transformation of Algorithms into Array Processor Architectures by the DECOMP, Uwe Vehlies Volume 3 (1995), …
Johannes Grad
CPE/EE 427, CPE 527, VLSI Design I: Tutorial #4, Standard cell design …: The University of Alabama in Huntsville Adapted Illinois Institute of Technology, …
Ulrich Golze
Amazon.com: VLSI Chip Design with the Hardware Description Language VERILOG: An Introduction Based on a Large RISC Processor Design (9783540600329): Ulrich …
Ulrich Lauther
by Ulrich Lauther, Top Venue: In VLSI 87: VLSI Design of Digital Systems, pp 141-151, Elsevier Science
Elmar Cochlovius
VLSI Chip Design with the Hardware Description Language VERILOG: An ... Elmar Cochlovius. No contact information provided yet.
Lars Liebmann
A VLSI artwork legalization technique based on a new criterion of …: Fook-Luen Heng , Lars Liebmann , Jennifer Lund, Application of automated design migration …
Norbert Felber
VLSI I: Architectures of VLSI Circuits: … standard EDA tools … fabricated and tested (IC design proposal for semester thesis) …
Atul Maheshwari
Aiyappan Natarajan, Vijay Shankar, Atul Maheshwari, Wayne Burleson: Sensing Design Issues in Deep Submicron CMOS SRAMs. ISVLSI 2005: 42-45: 59 : Jinwook Jang, …
Alexander Dalal
Maximum voltage variation in the power distribution network of VLSI …: Alexander Dalal , Lavi Lev , Sundari Mitra, Design of an efficient power distribution …
Markus Struzyna
Titel: Flow-based Partitioning and Fast Global Placement in Chip Design: Autor: Markus Struzyna : Publikationsform: Dissertation: Abstract: VLSI placement is …
Matthias Brucke @ OFFIS, Bad Zwischenahn
Design, VLSI
Azadeh Davoodi
AMSC662 Project Report. by. Azadeh Davoodi. Fall 2004. Table of Contents … During Computer Aided Design of VLSI chips, a key optimization step is to place …
Nach Beruf: ABCDEFGHIJKLMNOPQRSTUVWXYZ Nach Firma: ABCDEFGHIJKLMNOPQRSTUVWXYZ